


# 2.5V 4K/16K/64K x 80 Unidirectional Synchronous FIFO with Bus Matching

#### **Features**

- · High-speed, low-power, unidirectional, First-in First-out (FIFO) memories with bus-matching capabilities
- 64K × 80 (CY7C4808V25)
- 16K × 80 (CY7C4806V25)
- 4K x 80 (CY7C4804V25)
- 2.5V ± 100 mV power supply
- All I/Os are 1.5V HSTL
- Individual clock frequency up to 200 MHz (5-ns Read/Write cycle times)
- High-speed access with t<sub>∆</sub> = 3.8 ns

- Bus matching on both ports: x80, x40, x20, x10
- Free-running CLKA and CLKB. Clocks may be asynchronous or coincident
- Cypress standard or First-Word Fall-Through modes
- · Serial and parallel programming of Almost Empty/Full flags, each with three default values (8, 16, 64)
- · Master and partial reset capability
- · Retransmit capability
- Big or Little Endian format
- 288 FBGA 19 mm x 19 mm (1.0-mm ball pitch) packaging
- Width and depth expansion capability
- Fabricated using Cypress 0.21-micron CMOS technology for optimum speed/power







# Pin Configuration for CY7C4804V25 (Top View)

	4	2	2	4	-		7	0	0	10	44	10	10	4.4	15	10	47	40	
Α	1		3 A16	4 A19	5	6 A30	7 A34	8 GND	9 CLKA	10 A42	11 GND	12 A48	13 A51	14	15 A55	16 A57	17	18	۱,
A	V <sub>DDQ</sub>	V <sub>DDQ</sub>	Alo	Ala	V <sub>DDQ</sub>	A30	A34	GND	CLKA	A42	GND	A40	AST	V <sub>DDQ</sub>	ASS	AST	V <sub>DDQ</sub>	V <sub>DDQ</sub>	Α
В	$V_{DDQ}$	A10	A14	A17	$V_{DDQ}$	A29	A33	GND	A39	A41	GND	A45	A50	$V_{DDQ}$	A54	A56	A58	$V_{DDQ}$	В
С	A9	A8	$V_{DDQ}$	A13	A18	A28	A32	A36	A38	$V_{DDQ}$	A44	A46	A49	A52	A53	$V_{DDQ}$	A59	A60	С
D	A7	A6	A11	$V_{DDQ}$	A20	GND	A27	GND	GND	FF/IR	V <sub>DD</sub>	A43	GND	A47	$V_{DDQ}$	A63	A67	A69	D
Е	$V_{DDQ}$	$V_{DDQ}$	MR	PR	$V_{DD}$	A25	GND	ES1/ SEN	GND	GND	ĀF	GND	GND	V <sub>DD</sub>	TDI	A66	$V_{DDQ}$	$V_{DDQ}$	E
F	A12	A15	SIZE 1A	GND	A21	A24	A31	A35	A37	ENA	CSA	A40	A61	V <sub>DD</sub>	GND	A64	A65	A68	F
G	A5	A2	SIZE 2B	FS0/ SD	GND	A23							A62	GND	TDO	A70	A71	A72	G
Н	GND	GND	RT/ SPM	V <sub>DD</sub>	SIZE 1B	A4							A73	A74	TCK	A75	GND	GND	Н
J	B2	В3	V <sub>DDQ</sub>	A1	GND	A0							A76	GND	GND	A77	A78	A79	J
K	В6	В7	B4	GND	GND	А3							B76	GND	B77	$V_{DDQ}$	B78	B79	К
L	GND	GND	B5	BE/ FWFT	A22	A26							B73	B74	TMS	B75	GND	GND	L
М	B10	В9	VREF	В8	GND	SIZE 2A							B69	GND	TRST	B70	B71	B72	М
N	B14	B13	B12	GND	B1	B11	B31	B35	B37	B40	B43	B45	B65	NC	GND	B66	B67	B68	N
Р	V <sub>DDQ</sub>	$V_{DDQ}$	B15	NC	NC	В0	GND	EF/ OR	GND	GND	CSB	GND	NC	V <sub>DD</sub>	ŌĒ	B64	$V_{DDQ}$	$V_{DDQ}$	Р
R	B18	B17	B16	V <sub>DDQ</sub>	NC	GND	NC	V <sub>DD</sub>	ĀĒ	GND	V <sub>DD</sub>	ENB	GND	NC	V <sub>DDQ</sub>	B61	B62	B63	R
Т	B20	B19	V <sub>DDQ</sub>	B24	B27	B28	B32	B36	$V_{DDQ}$	B41	B44	B46	B49	B52	B53	V <sub>DDQ</sub>	B59	B60	Т
U	V <sub>DDQ</sub>	B21	B22	B25	V <sub>DDQ</sub>	B29	B33	GND	B38	B42	GND	B47	B50	V <sub>DDQ</sub>	B54	B56	B58	V <sub>DDQ</sub>	U
V	V <sub>DDQ</sub>	V <sub>DDQ</sub>	B23	B26	V <sub>DDQ</sub>	B30	B34	GND	B39	CLKB	GND	B48	B51	V <sub>DDQ</sub>	B55	B57	V <sub>DDQ</sub>	V <sub>DDQ</sub>	٧
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	I





# Pin Configuration for CY7C4806V25 (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
Α	$V_{DDQ}$	$V_{DDQ}$	A16	A19	$V_{DDQ}$	A30	A34	GND	CLKA	A42	GND	A48	A51	$V_{DDQ}$	A55	A57	$V_{DDQ}$	$V_{DDQ}$	Α
В	$V_{DDQ}$	A10	A14	A17	$V_{DDQ}$	A29	A33	GND	A39	A41	GND	A45	A50	$V_{DDQ}$	A54	A56	A58	$V_{DDQ}$	В
С	A9	A8	V <sub>DDQ</sub>	A13	A18	A28	A32	A36	A38	$V_{DDQ}$	A44	A46	A49	A52	A53	$V_{DDQ}$	A59	A60	С
D	A7	A6	A11	V <sub>DDQ</sub>	A20	GND	A27	GND	GND	FF/IR	V <sub>DD</sub>	A43	GND	A47	V <sub>DDQ</sub>	A63	A67	A69	D
Е	V <sub>DDQ</sub>	V <sub>DDQ</sub>	MR	PR	V <sub>DD</sub>	A25	GND	FS1/ SEN	GND	GND	ĀF	GND	V <sub>DD</sub>	V <sub>DD</sub>	TDI	A66	V <sub>DDQ</sub>	V <sub>DDQ</sub>	E
F	A12	A15	SIZE 1A	GND	A21	A24	A31	A35	A37	ENA	CSA	A40	A61	V <sub>DD</sub>	GND	A64	A65	A68	F
G	A5	A2	SIZE 2B	FS0/ SD	GND	A23			<u> </u>		<u> </u>	<u> </u>	A62	GND	TDO	A70	A71	A72	G
Н	GND	GND	RT/ SPM	V <sub>DD</sub>	SIZE 1B	A4							A73	A74	TCK	A75	GND	GND	н
J	B2	В3	V <sub>DDQ</sub>	A1	GND	A0							A76	GND	GND	A77	A78	A79	J
K	В6	B7	B4	GND	GND	A3							B76	GND	B77	V <sub>DDQ</sub>	B78	B79	к
L	GND	GND	B5	BE/ FWFT	A22	A26							B73	B74	TMS	B75	GND	GND	L
М	B10	B9	VREF	B8	GND	SIZE 2A							B69	GND	TRST	B70	B71	B72	М
N	B14	B13	B12	GND	B1	B11	B31	B35	B37	B40	B43	B45	B65	NC	GND	B66	B67	B68	N
Р	V <sub>DDQ</sub>	V <sub>DDQ</sub>	B15	NC	NC	В0	GND	EF/ OR	GND	GND	CSB	GND	NC	V <sub>DD</sub>	ŌE	B64	V <sub>DDQ</sub>	V <sub>DDQ</sub>	Р
R	B18	B17	B16	V <sub>DDQ</sub>	NC	GND	NC	V <sub>DD</sub>	ĀĒ	GND	V <sub>DD</sub>	ENB	GND	NC	V <sub>DDQ</sub>	B61	B62	B63	R
Т	B20	B19	V <sub>DDQ</sub>	B24	B27	B28	B32	B36	V <sub>DDQ</sub>	B41	B44	B46	B49	B52	B53	V <sub>DDQ</sub>	B59	B60	Т
U	V <sub>DDQ</sub>	B21	B22	B25	V <sub>DDQ</sub>	B29	B33	GND	B38	B42	GND	B47	B50	V <sub>DDQ</sub>	B54	B56	B58	V <sub>DDQ</sub>	U
٧	V <sub>DDQ</sub>	V <sub>DDQ</sub>	B23	B26	V <sub>DDQ</sub>	B30	B34	GND	B39	CLKB	GND	B48	B51	V <sub>DDQ</sub>	B55	B57	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	I





# Pin Configuration for CY7C4808V25 (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
Α	$V_{DDQ}$	$V_{DDQ}$	A16	A19	$V_{DDQ}$	A30	A34	GND	CLKA	A42	GND	A48	A51	$V_{DDQ}$	A55	A57	$V_{DDQ}$	$V_{DDQ}$	A
В	V <sub>DDQ</sub>	A10	A14	A17	$V_{DDQ}$	A29	A33	GND	A39	A41	GND	A45	A50	$V_{DDQ}$	A54	A56	A58	$V_{DDQ}$	В
С	A9	A8	$V_{DDQ}$	A13	A18	A28	A32	A36	A38	$V_{DDQ}$	A44	A46	A49	A52	A53	$V_{DDQ}$	A59	A60	С
D	A7	A6	A11	V <sub>DDQ</sub>	A20	GND	A27	GND	GND	FF/IR	V <sub>DD</sub>	A43	GND	A47	V <sub>DDQ</sub>	A63	A67	A69	D
Е	V <sub>DDQ</sub>	V <sub>DDQ</sub>	MR	PR	V <sub>DD</sub>	A25	GND	FS1/ SEN	GND	GND	ĀF	GND	GND	V <sub>DD</sub>	TDI	A66	V <sub>DDQ</sub>	V <sub>DDQ</sub>	E
F	A12	A15	SIZE 1A	GND	A21	A24	A31	A35	A37	ENA	CSA	A40	A61	GND	GND	A64	A65	A68	F
G	A5	A2	SIZE 2B	FS0/ SD	GND	A23							A62	GND	TDO	A70	A71	A72	G
Н	GND	GND	RT/ SPM	V <sub>DD</sub>	SIZE 1B	A4							A73	A74	TCK	A75	GND	GND	н
J	B2	В3	V <sub>DDQ</sub>	A1	GND	A0							A76	GND	GND	A77	A78	A79	J
K	B6	B7	B4	GND	GND	A3							B76	GND	B77	V <sub>DDQ</sub>	B78	B79	К
L	GND	GND	B5	BE/ FWFT	A22	A26							B73	B74	TMS	B75	GND	GND	L
M	B10	В9	VREF	В8	GND	SIZE 2A							B69	GND	TRST	B70	B71	B72	М
N	B14	B13	B12	GND	B1	B11	B31	B35	B37	B40	B43	B45	B65	NC	GND	B66	B67	B68	N
Р	V <sub>DDQ</sub>	V <sub>DDQ</sub>	B15	NC	NC	В0	GND	EF/ OR	GND	GND	CSB	GND	NC	V <sub>DD</sub>	ŌĒ	B64	V <sub>DDQ</sub>	V <sub>DDQ</sub>	Р
R	B18	B17	B16	V <sub>DDQ</sub>	NC	GND	NC	V <sub>DD</sub>	ĀĒ	GND	V <sub>DD</sub>	ENB	GND	NC	V <sub>DDQ</sub>	B61	B62	B63	R
Т	B20	B19	V <sub>DDQ</sub>	B24	B27	B28	B32	B36	V <sub>DDQ</sub>	B41	B44	B46	B49	B52	B53	V <sub>DDQ</sub>	B59	B60	Т
U	V <sub>DDQ</sub>	B21	B22	B25	V <sub>DDQ</sub>	B29	B33	GND	B38	B42	GND	B47	B50	V <sub>DDQ</sub>	B54	B56	B58	V <sub>DDQ</sub>	U
V	V <sub>DDQ</sub>	V <sub>DDQ</sub>	B23	B26	V <sub>DDQ</sub>	B30	B34	GND	B39	CLKB	GND	B48	B51	V <sub>DDQ</sub>	B55	B57	V <sub>DDQ</sub>	V <sub>DDQ</sub>	٧
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	1



### **Functional Description**

The CY7C480XV25 family of FIFOs is comprised of high-speed, low-power, CMOS Synchronous (clocked) FIFO memories, meaning both independent ports employ a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of the clock on either port by the enable signal. The clocks for each port are independent of one another and can be asynchronous or coincident. The enable for each port is arranged to provide a simple unidirectional interface between microprocessors and/or buses with synchronous control.

Two kinds of reset are available on the CY7C480XV25: Master Reset and Partial Reset. Master Reset initializes the Read and Write pointers to the first location of the memory array, configures the FIFO for Big Endian or Little Endian byte arrangement, selects the Cypress standard or First-Word Fall-Through (FWFT) mode, and determines the configuration of the programmable flags. The flags can be programmed either in serial mode or in parallel mode. The FIFO also comes with three possible default flag offset settings: 8, 16, or 64.

Partial Reset also sets the Read and Write pointers to the first location of the memory. Unlike Master Reset, any settings existing prior to Partial Reset (i.e., programming method and partial flag default offsets) are retained. Partial Reset is useful since it permits flushing of the FIFO memory without changing any configuration settings.

The CY7C480XV25 have two modes of operation: Cypress Standard mode or FWFT mode. In the Cypress Standard mode, the first word written to an empty FIFO is deposited into the memory array. A Read operation is required to access that word (along with all other subsequent words residing in

memory). In the FWFT mode, the first word written to an empty FIFO appears automatically on the outputs, and no Read operation is required. Nevertheless, accessing subsequent words does necessitate formal Read request. FWFT mode is primarily used for cascading multiple FIFOs.

The FIFO has an EF/OR flag on port B and FF/IR flag on Port A. The EF and FF functions are selected in the Cypress Standard mode. EF indicates whether or not the FIFO memory is empty. FF shows whether or not the memory is full. The IR and OR functions are selected in the FWFT mode. IR indicates whether or not the FIFO has memory locations available. OR shows whether the FIFO has data available for reading or not. It marks the presence of valid data on the outputs.

The FIFO has a programmable Almost Empty flag  $(\overline{AE})$  and a programmable Almost Full flag  $(\overline{AF})$ .  $\overline{AE}$  indicates the number of words left in the FIFO memory is at the user-defined amount.  $\overline{AF}$  indicates the number of words written into the FIFO memory has achieved a predetermined amount.

FF/IR and AF flags are synchronized to Port A clock that writes data into its array. EF/OR and AE flags are synchronized to Port B clock that reads data from its array. Programmable offsets for AE and AF are loaded in parallel via Port A or in serial via the SD input. The Serial Programming mode (SPM) pin makes this selection. Three default offsets setting are also provided. The AE threshold can be set at 8, 16, or 64 locations from the empty boundary and AF threshold can be set at 8, 16, or 64 locations from the full boundary. All these choices are made using the FS0 and FS1 inputs during Master Reset.

The CY7C480XV25 FIFOs are characterized for operation from 0°C to 70°C (commercial) and -40°C to 85°C (industrial).

### **Selection Guide**

	CY7C480XV25-200	CY7C480XV25-166	Unit
Maximum Frequency	200	166	MHz
Maximum Access Time	3.8	4.0	ns
Minimum Cycle Time	5	6	ns
Minimum Data or Enable Set-up	1.0	1.5	ns
Minimum Data or Enable Hold	0.6	0.6	ns
Maximum Flag Delay	3.8	4.0	ns

	CY7C4808V25	CY7C4806V25	CY7C4804V25
Density	64K × 80	16K × 80	4K × 80
Package	288 FBGA	288 FBGA	288 FBGA





# **Pin Description**

Pin	Description
V <sub>DDQ</sub>	Power supply for I/Os
V <sub>DD</sub>	Power supply for internal logic
GND	Ground
V <sub>REF</sub>	Reference voltage
MR	Master reset
PR	Partial reset
A <sub>0</sub> -A <sub>79</sub>	Input data bus
B <sub>0</sub> -B <sub>79</sub>	Output data bus
ENA	Port A enable pin
ENB	Port B enable pin
CSA	Port A chip select
CSB	Port B chip select
ŌĒ	Output enable
CLKA	Port A clock
CLKB	Port B clock
BE/FWFT	Big/Little Endian and Cypress Standard/FWFT mode select pin
SIZE1A, SIZE2A	Port A bus size configuration pins
SIZE1B, SIZE2B	Port B bus size configuration pins
RT/SPM	Retransmit pin/serial programming select
TDI, TDO, TCK, TMS, TRST	JTAG pins
FS1/SEN, FS0/SD	Programmable flags configuration pins
EF/OR	Empty/Output Ready flag (Port B)
FF/IR	Full/Input Ready flag (Port A)
ĀĒ	Programmable Almost Empty flag (Port B)
ĀF	Programmable Almost Full flag (Port A)



# **Signal Description**

# Master Reset (MR)

The FIFO memory of the CY7C480XV25 undergoes a complete reset by taking its associated Master Reset ( $\overline{\text{MR}}$ ) input LOW for at least four clock edges of the slowest clock. The Master Reset input can switch asynchronously to the clocks. A Master Reset initializes the internal Read and Write pointers and forces the Full/Input Ready flag ( $\overline{\text{FF}}/\text{IR}$ ) LOW, the Empty/Output Ready flag ( $\overline{\text{EF}}/\text{OR}$ ) LOW, the Almost Empty flag ( $\overline{\text{AE}}$ ) LOW, and the Almost Full flag ( $\overline{\text{AF}}$ ) HIGH. After a Master Reset, the FIFO's Full/Input Ready flag is set HIGH after two clock cycles to begin normal operation. A Master Reset must be performed on the FIFO after power up, before data is written to its memory.

A LOW-to-HIGH transition on a FIFO Master Reset ( $\overline{\rm MR}$ ) input latches the value of the Big Endian (BE) input, determining the order by which bytes are transferred through Port B.

A LOW-to-HIGH transition on a FIFO reset (MR) input latches the values of the <u>Flag</u> Select (FS0, FS1) and Serial Programming mode (SPM) inputs for choosing the Almost Full and Almost Empty offset programming method (see Almost Empty and Almost Full flag offset programming below).

# Partial Reset (PR)

The FIFO memory of the CY7C480XV25 undergoes a limited reset by taking its associated Partial Reset ( $\overline{PR}$ ) input LOW for at least four clock edges of the slowest clock. The Partial Reset inputs can switch asynchronously to the clocks. A Partial Reset initializes the internal Read and Write pointers and forces the Full/Input Ready flag ( $\overline{FF}$ /IR) LOW, the Empty/Output Ready flag ( $\overline{EF}$ /OR) LOW, the Almost Empty flag ( $\overline{AE}$ ) LOW, and the Almost Full flag ( $\overline{AF}$ ) HIGH. After a Partial Reset, the FIFO's Full/Input Ready flag is set HIGH after two clock cycles to begin normal operation.

Whatever flag offsets, programming method (parallel or serial), and timing mode (FWFT or Cypress Standard mode) are currently selected at the time a Partial Reset is initiated, those settings will remain unchanged upon completion of the partial reset operation. A Partial Reset may be useful in the case where reprogramming a FIFO following a Master Reset would be inconvenient.

# Big Endian/First-Word Fall-Through (BE/FWFT)

This is a dual-purpose pin. At the time of Master Reset, the BE select function is active, permitting a choice of Big or Little Endian byte arrangement for data written to or read from either one of the ports. This selection determines the order by which bytes (or short words or words) of data are transferred through this port. For the following examples, assume that a byte (or short words or word) bus size has been selected for Port B. (Note that when Port B is configured for a long-word size, the Big Endian function has no application and the BE input is a "don't care.")

A HIGH on the BE/FWFT input when the Master Reset (MR) input goes from LOW to HIGH will select a Big Endian arrangement. When data is moving from Port A to Port B, the most significant byte (short word/word) of the long-word written to Port A will be transferred to Port B first; the least significant byte (short word/word) of the long-word written to Port A will be transferred to Port B last.

A LOW on the BE/FWFT input when the Master Reset ( $\overline{MR}$ ) input goes from LOW to HIGH will select a Little Endian arrangement. When data is moving from Port A to Port B, the least significant byte (short word/word) of the long-word written to Port A will be transferred to Port B first; the most significant byte (short word/word) of the long-word written to Port A will be transferred to Port B last.

After Master Reset, the FWFT select function is active, permitting a choice between two possible timing modes: Cypress Standard mode or FWFT mode. Once the Master Reset (MR) input is HIGH, a HIGH on the BE/FWFT input at the second LOW-to-HIGH transition of CLKA will select Cypress Standard mode. This mode uses the Empty Flag function (EF) to indicate whether or not there are any words present in the FIFO memory. It uses the Full Flag function (FF) to indicate whether or not the FIFO memory has any free space for writing. In Cypress Standard mode, every word read from the FIFO, including the first, must be requested using a formal Read operation.

Once the Master Reset ( $\overline{\text{MR}}$ ) input is HIGH, a LOW on the BE/FWFT input at the second LOW-to-HIGH transition of CLKA will select FWFT mode. This mode uses the Output Ready function (OR) to indicate whether or not there is valid data at the data outputs (B<sub>0-79</sub>). It also uses the Input Ready function (IR) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to data outputs, no Read request necessary. Subsequent words must be accessed by performing a formal Read operation.

Following Master Reset, the level applied to the BE/FWFT input must remain static throughout the FIFO operation.

#### **Programming the Almost Empty and Almost Full Flags**

Two registers in the CY7C480XV25 are used to hold the offset values for the Almost Empty and Almost Full flags. The Port B Almost Empty flag (AE) offset register is labeled X. The Port A Almost Full flag (AF) offset register is labeled Y. The index of each register name corresponds with preset values during the reset of a FIFO, programmed in parallel using the FIFO's Port A data inputs, or programmed in serial using the Serial Data (SD) input (see *Table 2*).

To load a FIFO's Almost Empty flag and Almost Full flag offset registers with one of the three preset values listed in *Table 2*, the Serial Program mode (SPM) and at least one of the flag-select inputs must be HIGH <u>during</u> the LOW-to-HIGH transition of its Master Reset input (MR). For example, to load the preset value of 64 into X and Y, SPM, FS0, and FS1 must be HIGH at the rising edge of the FIFO reset (MR).

To program the X and Y registers from Port A, perform a Master Reset with  $\overline{SPM}$  HIGH and  $\underline{FS0}$  and FS1 LOW during the LOW-to-HIGH transition of  $\overline{MR}$ . After this reset is complete, the first two Writes to the FIFO do not store data in memory but load the offset registers in the order Y and X. The Port A data inputs used by the offset registers are  $(A_{0-11})$ ,  $(A_{0-13})$ , or  $(A_{0-15})$ ,for the CY7C480XV25, respectively. The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers range from 0 to 4095 for the CY7C4804V25; 0 to 16383 for the CY7C4806V25; 0 to 65535 for the CY7C4808V25. FIFOs begin normal operation after programming is complete.



To program the X and Y registers serially, initiate a Master Reset with SPM LOW, FS0/SD LOW, and FS1/SEN HIGH during the LOW-to-HIGH transition of MR. After this reset is complete, the X and Y register values are loaded bit-wise through the FS0/SD input on each LOW-to-HIGH transition of CLKA with the FS1/SEN input LOW. Twenty-four, twenty-eight or thirty-two bit Writes are needed to complete the programming. The two registers are written in the order Y then finally X. The first-bit Write stores the most significant bit of the Y register and the last-bit Write stores the least significant bit of the X register.

When the option to program the offset registers serially is chosen, the Port A Full/Input Ready (FF/IR) flag remains LOW until all register bits are written. FF/IR is set HIGH by the second LOW-to-HIGH transition of CLKA after the last bit is loaded to allow normal FIFO operation.

SPM, FS0/SD, and FS1/SEN function the same way in both Cypress Standard and FWFT modes.

#### FIFO Write/Read Operation

The state of the <u>Port</u> A data ( $A_{0-79}$ ) lines is controlled by Port A Chip Select ( $\overline{CSA}$ ). Data is loaded into the FIFO from the  $A_{0-79}$  inputs on a LOW-to-<u>HIG</u>H transition of CLKA when  $\overline{CSA}$  is LOW, ENA is HIGH, and  $\overline{FF}/IR$  is HIGH (see *Table 3*). FIFO Writes on Port A are independent of any concurrent Port B operation.

The Port B control signals are identical to those of Port A. The state of the Port B data ( $B_{0-79}$ ) lines is controlled by the Port B Chip Select ( $\overline{CSB}$ ) and Output Enable ( $\overline{OE}$ ). The  $B_{0-79}$  lines are in the high-impedance state when  $\overline{CSB}$  or  $\overline{OE}$  is HIGH. The  $B_{0-79}$  lines are active outputs when  $\overline{CSB}$  and  $\overline{OE}$  are LOW.

Data is transferred to the  $\underline{B_{0-79}}$  outputs  $\underline{by}$  a LOW-to-HIGH transition of  $\underline{CL}$ KB when  $\overline{CSB}$  is LOW,  $\overline{OE}$  is LOW, ENB is HIGH, and  $\overline{EF/OR}$  is HIGH (see *Table 4*). FIFO Reads and Writes on Port B are independent of any concurrent Port A operation.

The set-up and hold time constraints to the port clocks for the port Chip Selects are only for enabling Write and Read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's Chip Select may change states during the set-up and hold time window of the cycle.

When operating the FIFO in FWFT mode and the Output Ready flag is LOW, the next word written is automatically sent to the FIFO's output register by the LOW-to-HIGH transition of CLKB, data residing in the FIFO's memory array is clocked to the output register only when a Read is selected using the port's Chip Select, and Enable.

When operating the FIFO in Cypress Standard mode, data residing in the FIFO's memory array is clocked to the output register only when a Read is selected using the port's Chip Select, and Enable.

### Synchronized FIFO Flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of the metastable events when CLKA and CLKB operate asynchronously to one another. EF/OR and AE are synchronized to CLKB. FF/IR and AF are synchronized to CLKA. Table 5 shows the relationship of each port flag to the FIFO.

### Empty/Output Ready Flags (EF/OR)

These are dual-purpose flags. In the FWFT mode, the Output Ready (OR) function is selected. When the Output Ready flag is HIGH, new data is present in the FIFO output register. When the Output Ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO Reads are ignored.

In the Cypress Standard mode, the Empty Flag ( $\overline{\text{EF}}$ ) function is selected. When the Empty Flag is HIGH, data is available in the FIFO's memory for reading to the output register. When Empty Flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO Reads are ignored.

The Empty/Output Ready flag of a FIFO is synchronized to CLKB. For both the FWFT and Cypress Standard modes, the FIFO Read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an Output Ready flag monitors a Write pointer and Read pointer comparator that indicates when the FIFO status is empty, empty+1, or empty+2.

In FWFT mode, from the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of four cycles of CLKB. Therefore, the CLKB Output Ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and four cycles have not elapsed since the time the word was written. The Output Ready flag of the FIFO remains LOW until the fourth LOW-to-HIGH transition of CLKB occurs, simultaneously forcing the Output Ready flag HIGH and shifting the word to the FIFO output register.

In the Cypress Standard mode, from the time a word is written to a FIFO, the Empty flag will indicate the presence of data available for reading in a minimum of three cycles of CLKB. Therefore, an Empty flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three cycles have not elapsed since the time the word was written. The Empty flag of the FIFO remains LOW until the third LOW-to-HIGH transition of CLKB occurs, forcing the Empty flag HIGH; only then can data be read.

A LOW-to-HIGH transition on the CLKB begins the first synchronization cycle of a Write if the clock transition occurs at time t<sub>SKEW1</sub> or greater after the Write. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

#### Full/Input Ready Flags (FF/IR)

This is a dual-purpose flag. In FWFT mode, the Input Ready (IR) function is selected. In Cypress Standard mode, the Full Flag (FF) function is selected. For both timing modes, when the Full/Input Ready flag is HIGH, a memory location is free in the memory to receive new data. No memory locations are free when the Full/Input Ready flag is LOW and attempted Writes to the FIFO are ignored.

The Full/Input Ready flag of a FIFO is synchronized to CLKA. For both FWFT and Cypress Standard modes, each time a word is written to a FIFO, its Write pointer is incremented. The state machine that controls a Full/Input Ready flag monitors a Write pointer and Read pointer comparator that indicates when the FIFO memory status is full, full–1, or full–2. From the time a word is read from a FIFO, its previous memory location is ready to be written to in a minimum of two cycles CLKA. Therefore, a Full/Input Ready flag is LOW if less than two cycles of CLKA have elapsed since the next memory Write location has been read. The second LOW-to-HIGH transition on CLKA after the Read sets the Full/Input Ready flag HIGH.



A LOW-to-HIGH transition on CLKA begins the first synchronization cycle of a Read if the clock transition occurs at time  $t_{\rm SKEW1}$  or greater after the Read. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

# Almost Empty Flags (AE)

The Almost Empty flag of a FIFO is synchronized to CLKB. The state machine that controls an Almost Empty flag monitors a Write pointer and Read pointer comparator that indicates when the FIFO memory status is almost empty, almost empty+1, or almost empty+2. The Almost Empty state is defined by the contents of register X for  $\overline{\text{AE}}$ . These registers are loaded with preset values during a FIFO reset, programmed from Port A, or programmed serially (see Almost Empty flag and Almost Full flag offset programming above). An Almost Empty flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains (X + 2) or more words.

A LOW-to-HIGH transition of CLKB begins the first synchronization cycle if it occurs at time  $t_{SKEW2}$  or greater after the Write that fills the FIFO to (X+2) words. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle.

### Almost Full Flags (AF)

The Almost Full flag of a FIFO is synchronized to CLKA. The state machine that controls an Almost Full flag monitors a Write pointer and Read pointer comparator that indicates when the FIFO memory status is almost full, Almost Full–1, or Almost Full–2. The Almost Full state is defined by the contents of register Y for  $\overline{\text{AF}}$ . These registers are loaded with preset values during a FIFO reset, programmed from Port A, or programmed serially (see Almost Empty flag and Almost Full flag offset programming above). An Almost Full flag is LOW when the number of words in its FIFO is greater than or equal to (4096-Y), (16384-Y), or (65536-Y), for the CY7C480XV25, respectively. An Almost Full flag is HIGH when the number of words in its FIFO is less than or equal to [4096-(Y+2)], [16384-(Y+2)], or [65536-(Y+2)], for the CY7C480XV25, respectively.

A LOW-to-HIGH transition of CLKA begins the first synchronization cycle if it occurs at time  $t_{SKEW2}$  or greater after the Read that reduces the number of words in memory to [4096/16384/65536 – (Y + 2)]. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle.

#### **Bus Sizing**

Both Port A and Port B buses can be configured in an 80-bit long word, 40-bit word, 20-bit short word or 10-bit byte format. The levels applied to Bus Size Select (SIZE1A, SIZE2A, SIZE1B, SIZE2B) determine the bus size. Bus size on either port can be set independent of each other. These levels should be static throughout FIFO operation. Both bus size selections are implemented at the completion of Master Reset, by the time the Full/Input Ready flag is set HIGH.

Only 80-bit long word data is written to or read from the two FIFO memories. Bus-matching operations are done before the data is written into the memory (for Port A) and after (for Port B) data is read from the memory.

#### **Bus-Matching FIFO Reads**

Data is read from the FIFO memory in 80-bit long-word increments. If a long-word bus size is implemented, the entire long-word immediately shifts to the FIFO output register. If byte or word size is implemented on Port B, only the first one or two bytes appear on the selected portion of the FIFO output register, with the rest of the long-word stored in auxiliary registers. In this case, subsequent FIFO Reads output the rest of the long-word to the FIFO output register.

When reading data from the FIFO in the byte, short word, or word format, the unused outputs will be LOW.

### Retransmit (RT)

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.

The retransmit feature is intended for use when a number of Writes equal to or less than the depth of the FIFO have occurred and at least one word  $\underline{has}$  been read since the last reset cycle. A LOW pulse on  $\overline{RT}$  resets the internal Read pointer to the first physical location of the FIFO. CLKA and CLKB may be free running but ENB must be deasserted during the retransmit pulse and remain deasserted until after the Empty/Output Ready flag ( $\overline{EF}/OR$ ) goes HIGH. With every valid Read cycle after retransmit, previously accessed data is read and the Read pointer is incremented until it arrives at the same location as the Write pointer. Flags are governed by the relative locations of the Read and Write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of  $\overline{RT}$  are transmitted also. The full depth of the FIFO can be repeatedly retransmitted.



Table 1. Endian/Bus Matching Configuration<sup>[1]</sup>

		Each	n character (	("A", "B",,	"H") represe	nts 10-bit da	ata		
BE/FWFT	Size 1A	Size 2A	Port A	Size 1B	Size 2B	Port B		bit#79	bit#0
1	0	0	x80	0	0	x80	Write to FIFO	ABCD	EFGH
							Read from FIFO	ABCD	EFGH
				0	1	x40	Read from FIFO		ABCD
									EFGH
				1	0	x20	Read from FIFO		AB
									CD
									EF
									GH
				1	1	x10	Read from FIFO		Α
									Е
									С
									D
									Е
								ABCD	F
									G
									Н
	0	1	x40	0	0	x80	Write to FIFO		ABCD
									EFGH
							Read from FIFO		EFGH
				0	1	x40	Read from FIFO		ABCD
									EFGH
				1	0	x20	Read from FIFO		AE
									CD
									EF
									GH
				1	1	x10	Read from FIFO		Α
									Е
									C
									С
									E
									F
									G
									H

<sup>1.</sup> BE is selected at Master Reset; SIZE1A, SIZE2A, SIZE1B, AND SIZE2B must be static throughout device operation.





Table 1. Endian/Bus Matching Configuration<sup>[1]</sup> (continued)

BE/FWFT Size 1	A Size 2A 0	Port A x20	Size 1B	Size 2B	Port B	1	bit#79	bit#0
1	0	x20	_					
			0	0	x80	Write to FIFO		AE
								CD
								EF
								GF
						Read from FIFO	ABCD	EFGH
			0	1	x40	Read from FIFO		ABCD
								EFGH
			1	0	x20	Read from FIFO		AE
								CD
								EF
								GH
			1	1	x10	Read from FIFO		Α
								В
								C
								D
								Е
								F
								G
				1			1	





Table 1. Endian/Bus Matching Configuration<sup>[1]</sup> (continued)

BE/FWFT	Size 1A	Size 2A	Port A	Size 1B	Size 2B	Port B		bit#79 bit#
1	1	1	x10	0	0	x80	Write to FIFO	
								(
							Read from FIFO	ABCDEFG
				0	1	x40	Read from FIFO	ABC
								EFG
				1	0	x20	Read from FIFO	А
								С
								E
								G
				1	1	x10	Read from FIFO	
								(





Table 1. Endian/Bus Matching Configuration [1] (continued)

		Each	character (	"A", "B",,	"H") repres	ents 10-bit da	ıta	
BE/FWFT	Size 1A	Size 2A	Port A	Size 1B	Size 2B	Port B		bit#79 bit#6
0	0	0	x80	0	0	x80	Write to FIFO	ABCDEFG
							Read from FIFO	ABCDEFG
				0	1	x40	Read from FIFO	EFG
								ABCI
				1	0	x20	Read from FIFO	Gŀ
								El
								CI
								AE
				1	1	x10	Read from FIFO	ŀ
								(
								ſ
								E
								(
								E
								P
	0	1	x40	0	0	x80	Write to FIFO	ABCI
								EFGH
							Read from FIFO	EFGHABC
				0	1	x40	Read from FIFO	ABCI
								EFGH
				1	0	x20	Read from FIFO	CI
								AE
								Gŀ
								El
				1	1	x10	Read from FIFO	Γ
								(
								E
								,
								ŀ
								(
								ı
								E





Table 1. Endian/Bus Matching Configuration [1] (continued)

BE/FWFT	Size 1A	Size 2A	Port A	Size 1B	"H") represe Size 2B	Port B		bit#79	bit#0
0	1	0	x20	0	0	x80	Write to FIFO		AE
									CD
									EF
									GH
							Read from FIFO	GH EF	CD AE
				0	1	x40	Read from FIFO		CDAE
									GHEF
				1	0	x20	Read from FIFO		AE
									CE
									EF
									GH
				1	1	x10	Read from FIFO		Е
									A
									С
									C
									F
									E
									H
	4	1	10	0	0	00	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		G
	1	1	x10	0	0	x80	Write to FIFO		<i>P</i>
									C
									E
									F
									G
							Read from FIFO	HGFE	DCBA
				0	1	x40	Read from FIFO		DCBA
									HGFE
				1	0	x20	Read from FIFO		BA
									DC
									FE
									HG



# **PRELIMINARY**

Table 1. Endian/Bus Matching Configuration<sup>[1]</sup> (continued)

		Each	character (	"A", "B",,	"H") represe	ents 10-bit da	ıta		
BE/FWFT	Size 1A	Size 2A	Port A	Size 1B	Size 2B	Port B		bit#79	bit#0
0	1	1	x10	1	1	x10	Read from FIFO		Α
									В
									С
									D
									Е
									F
									G
									Н

### **Table 2. Flag Programming**

SPM	FS1/SEN	FS0/SD	MR	X and Y Registers <sup>[2]</sup>
Н	Н	Н	1	64
Н	Н	L	1	16
Н	L	Н	1	8
Н	L	L	1	Parallel programming via Port A
L	Н	L	1	Serial programming via SD
L	Н	Н	1	Reserved
L	L	Н	1	Reserved
L	L	L	1	Reserved

### **Table 3. Port A Enable Function**

CSA	ENA	CLKA	A <sub>0-79</sub> Inputs	Port Function
Н	Х	Х	In high-impedance state	None
L	L	Х	In high-impedance state	None
L	Н	<b>↑</b>	In high-impedance state	FIFO Write

### Table 4. Port B Enable Function

CSB	ENB	CLKB	B <sub>0-79</sub> Outputs	Port Function
Н	Х	Х	In high-impedance state	None
L	L	Х	Active, FIFO output register	None
L	Н	<b>↑</b>	Active, FIFO output register	FIFO Read

X register holds the offset for AE; Y register holds the offset for AF.

# **PRELIMINARY**

#### Table 5. FIFO Flag Operation (Cypress Standard and FWFT Modes)

Number of	Words in FIFO Men	nory <sup>[4, 5, 6, 7]</sup>	Synchronized to CLKB		Synchronized to CLKA	
CY7C4804V25	CY7C4806V25	CY7C4808V25	EF/OR	AE	AF	FF/IR
0	0	0	L	L	Н	Н
1 to X	1 to X	1 to X	Н	L	Н	Н
(X + 1) to [4096 – (Y + 1)]	(X + 1) to [16834 – (Y + 1)]	(X + 1) to [65536 – (Y + 1)]	Н	Н	Н	Н
(4096 – Y1) to 4095	(16384 – Y1) to 16383	(65536 – Y1) to 65535	Н	Н	L	Н
4096	16384	65536	Н	Н	L	L

# 2.5V 64K ×80 Unidirectional Synchronous FIFO w/bus matching[3]

Speed (MHz)	Ordering Code	Package Name		
166	CY7C4808V25-166BBC	BB288	288-ball Grid Array (1.0-mm pitch, 19 x 19mm)	Commercial
200	CY7C4808V25-200BBC			
200	CY7C4808V25-200BBI	BB288	288-ball Grid Array (1.0-mm pitch, 19 x 19mm)	Industrial

# 2.5V 16K ×80 Unidirectional Synchronous FIFO with Bus Matching

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
166	CY7C4806V25-166BBC	BB288	288-ball Grid Array (1.0-mm pitch, 19 x 19mm)	Commercial
200	CY7C4806V25-200BBC			

# 2.5V 4K ×80 Unidirectional Synchronous FIFO with Bus Matching

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
166	CY7C4804V25-166BBC	BB288	288-ball Grid Array (1.0-mm pitch, 19 x 19mm)	Commercial
200	CY7C4804V25-200BBC			

#### Notes:

Shaded areas contain advance information.

X is the Almost Empty offset for FIFO used by AE. Y is the Almost Full offset for FIFO used by AF. Both X and Y are selected during a FIFO reset or Port A

When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

Data in the output register does not count as a "word in FIFO memory." Since in FWFT mode the first word written to an empty FIFO goes unrequested to the output register (no Read operation necessary), it is not included in the FIFO memory count.

The OR and IR functions are active during FWFT mode; the EF and FF functions are active in Cypress Standard mode.





# Maximum Ratings [8]

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage to Ground Potential ..... -0.5V to +3.6V DC Voltage Applied to Outputs in High Z State  $^{[9]}$  ......–0.5V to  $\rm V_{DDQ}$  + 0.5V

DC Input Voltage<sup>[9]</sup>.....-0.5V to V<sub>DDQ</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-Up Current	. > 200 mA

### **Operating Range**


Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	$2.5V \pm 100 \mathrm{mV}$	1.4V to 1.9V
Industrial	-40°C to +85°C		

# DC Specifications (All I/Os except JTAG ports will be at HSTL level)[10, 11, 14]

			CY7C4	80XV25	
Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage		2.4	2.6	V
$V_{DDQ}$	I/O Supply Voltage		1.4	1.9	V
V <sub>REF</sub>	Input Reference Voltage	Typical value = 0.75V	0.7	1.0	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -8mA$	V <sub>DDQ</sub> - 0.4	$V_{\rm DDQ}$	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> =8 mA	V <sub>SS</sub>	0.4	V
V <sub>IH</sub> (DC)	Input HIGH Voltage		V <sub>REF</sub> + 0.1 <sup>[13]</sup>	V <sub>DDQ</sub> + 0.3	V
V <sub>IL</sub> (DC)	Input LOW Voltage		-0.3	V <sub>REF</sub> – 0.1 <sup>[13]</sup>	V
V <sub>OH_JTAG</sub>	JTAG Port Output HIGH Voltage	I <sub>OH</sub> = -100 μA	2.1		V
G.1_G.1.1.G		I <sub>OH</sub> = −2 mA	1.7		V
V <sub>OL_JTAG</sub>	JTAG Port Output LOW Voltage	I <sub>OL</sub> = 100 μA		0.2	V
		I <sub>OL</sub> = 2 mA		0.7	V
V <sub>IH_JTAG</sub>	JTAG Port Input HIGH Voltage	$V_{OUT} \ge V_{VOH}(min.)$	1.7	V <sub>DD</sub> +0.3	V
V <sub>IL_JTAG</sub>	JTAG Port Input LOW Voltage	$V_{OUT} \leq V_{VOL}(max.)$	-0.3	0.7	V
I <sub>IX</sub>	Input LeakageCurrent		-10	+10	μΑ
I <sub>OZL</sub> ,I <sub>OZH</sub>	Output OFF, High Z Current		-10	+10	μΑ
I <sub>SB</sub>	Average Standby Current			40 <sup>[12]</sup>	mA
I <sub>CC</sub>	Operating current (Typical)	V <sub>DD</sub> = max., I <sub>OUT</sub> = 0 mA	600	480	mA
	Operating current (Max.)		680	560	mA

#### Notes:

- 8. The Voltage on any input or I/O pin cannot exceed the power pin during power-up
  9. Minimum voltage equals −2.0V for pulse duration less than 20 ns.
  10. All voltage referenced to ground.
  11. Overshoot: V<sub>IH</sub> (AC) ≤ V<sub>DD</sub>+1.5V for t ≤ t<sub>Clk</sub>/2, power-up: V<sub>IH</sub>< 2.6V and V<sub>DD</sub> < 2.4V and V<sub>DDQ</sub>< 1.4V for t < 200 ns.
  12. I<sub>SB</sub> condition: V<sub>REF</sub> = V<sub>DD</sub>. All reset pins are HIGH (V<sub>DD</sub>). All A<sub>IN</sub>s are LOW (0V). CS is HIGH (V<sub>DD</sub>). EN is LOW (0V).
  13. All input pin voltage levels cannot stay between V<sub>IH</sub> (DC) and V<sub>IL</sub> (DC) in the idle mode.




14. Both clocks switching at maximum speeds, data switching at half the clock frequency.




# **AC Specifications** (A $50\Omega$ load terminated into 0.75V is used with $V_{DDQ}$ )

		CY7C4	80XV25	
Parameter	Description	Min.	Max.	Unit
F <sub>MAX</sub>	Max. Frequency		200	MHz
t <sub>CYC</sub>	Clock Cycle Time	5		ns
t <sub>SD</sub>	Input Data Set-up Time	1.0		ns
t <sub>HD</sub>	Input Data Hold Time	0.6		ns
t <sub>A</sub>	Access Time	3.8		ns

### **AC Test Loads and Waveforms**<sup>[15]</sup>





#### Notes:

15. Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75V,  $V_{ref} = 0.75V$ ,  $RQ = 250\Omega$ ,  $V_{DDQ} = 1.5V$ , input pulse levels of 0.25V to 1.25V, and output loading of the specified  $I_{OL}/I_{OH}$  and load capacitance shown in (b) of AC Test Loads.






# **Timing Parameters**

			XV25- 00	7C480XV25- 166		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
f <sub>S</sub>	Clock Frequency, CLKA or CLKB		200		166	MHz
t <sub>CLK</sub>	Clock Cycle Time, CLKA or CLKB	5		6		ns
t <sub>CLKH</sub>	Pulse Duration, CLKA or CLKB HIGH	2.5		3		ns
t <sub>CLKL</sub>	Pulse Duration, CLKA or CLKB LOW	2.5		3		ns
t <sub>DS</sub>	Data Set-up Time, A <sub>79–0</sub> before CLKA↑	1.0		1.5		ns
t <sub>ENS</sub>	Enable Set-up Time, CSA or ENA before CLKA1; CSB or ENB before CLKB1	1.0		1.5		ns
t <sub>FSS</sub>	Set-up Time, FS0 and FS1 before MR HIGH	2		2.5		ns
t <sub>BES</sub>	Set-up Time, BE/FWFT before MR HIGH	3		4		ns
t <sub>SPMS</sub>	Set-up Time, SPM before MR HIGH	2		2.5		ns
t <sub>RSTS</sub>	Set-up Time, MR or PR or RT before CLK↑	2.5		3		ns
t <sub>SDS</sub>	Set-up Time, FS0/SD before CLKA↑	1.0		1.5		ns
t <sub>SENS</sub>	Set-up Time, FS1/SEN before CLKA↑	1.0		1.5		ns
t <sub>FWS</sub>	Set-up Time, FWFT before CLKA↑	1.0		1.5		ns
t <sub>DH</sub>	Data Hold Time, A <sub>79–0</sub> after CLKA↑	0.6		0.6		ns
t <sub>ENH</sub>	Enable Hold Time, $\overline{\text{CSA}}$ or ENA after CLKA $\uparrow$ ; $\overline{\text{CSB}}$ or ENB after CLKB $\uparrow$	0.6		0.6		ns
t <sub>FSH</sub>	Hold Time, FS0 and FS1 after MR HIGH	2		2.5		ns
t <sub>BEH</sub>	Hold Time, BE/FWFT after MR HIGH	2		2.5		ns
t <sub>SPMH</sub>	Hold Time, SPM after MR HIGH	2		2.5		ns
t <sub>RSTH</sub>	Hold Time, MR or PR or RT after CLK↑	2.5		3		ns
t <sub>SDH</sub>	Hold Time, FS0/SD after CLKA↑	0.6		0.6		ns
t <sub>SENH</sub>	Hold Time, FS1/SEN after CLKA↑	0.6		0.6		ns
t <sub>SPH</sub>	Hold Time, FS1/SEN HIGH after MR HIGH	2		2.5		ns
t <sub>SKEW1</sub>	Skew Time between CLKA <sup>↑</sup> and CLKB <sup>↑</sup> for EF/OR and FF/IR	4.5		6.5		ns
t <sub>SKEW2</sub>	Skew Time between CLKA↑ and CLKB↑ for AE and AF	4.5		6.5		ns
t <sub>A</sub>	Access Time, CLKB↑ to B <sub>79-0</sub>		3.8		4.0	ns
t <sub>WFF</sub>	Propagation Delay Time, CLKA↑ to FF/IR		3.8		4.0	ns
t <sub>REF</sub>	Propagation Delay Time, CLKB↑ to EF/OR		3.8		4.0	ns
t <sub>PAE</sub>	Propagation Delay Time, CLKB↑ to AE		3.8		4.0	ns
t <sub>PAF</sub>	Propagation Delay Time, CLKA <sup>↑</sup> to AF		3.8		4.0	ns
t <sub>RSF</sub>	Propagation Delay Time, MR or PR LOW to AE LOW, AF HIGH, FF/IR LOW and EF/OR LOW		7		7	ns
t <sub>EN</sub>	Enable Time, CSB LOW or OE LOW to B <sub>79-0</sub> Active		4.8		4.8	ns
t <sub>DIS</sub>	Disable Time, CSB HIGH or OE HIGH to B <sub>79-0</sub> at High Impedance		4.6		4.6	ns




# **Switching Waveforms**

# Master Reset Loading X and Y with a Preset Value of Eight $^{[16,\,17,\,18,\,19]}$




# Partial Reset (CY Standard and FWFT Modes)<sup>[17, 18, 19, 20]</sup>




- 16. PR must be HIGH during Master Reset.
  17. MR and PR must be LOW for at least four clock edges (referenced to the slowest clock).
  18. t<sub>RSTS</sub> and t<sub>RSTH</sub> are referenced to the slowest clock.
  19. t<sub>WEF</sub> is referenced to CLKA.
  20. MR must be HIGH during Partial Reset.



### Parallel Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset (Cypress Standard and FWFT Modes)[21]




# Serial Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values (Cypress Standard and FWFT Modes)<sup>[22]</sup>




- CSA = LOW. It is not necessary to program offset register on consecutive clock cycles. It is not necessary to program offset register bits on consecutive clock cycles. FIFO Write attempts are ignored until FF/IR is set HIGH. Programmable offsets are written serially to the SD input in the order AF offset (Y) then AE offset (X).



### Port B Long-Word Read Cycle Timing for FIFO (Cypress Standard and FWFT Modes)



# Port B Word Read Cycle Timing for FIFO (Cypress Standard and FWFT Modes)<sup>[24]</sup>




#### Note:


24. Unused bits  $B_{40-79}$  are zeroes for word-size reads.



# Port B Short Word Read Cycle Timing for FIFO (Cypress Standard and FWFT Modes)<sup>[25]</sup>




# Port B Byte Read Cycle Timing for FIFO (Cypress Standard and FWFT Modes) $^{[26]}$



- 25. Unused bits  $B_{20-79}$  are zeroes for short word-size Reads. 26. Unused bits  $B_{10-79}$  are zeroes for byte-size Reads.



# OR Flag Timing and First Data Word Fall Through when FIFO is Empty (FWFT Mode) $^{[27]}$




<sup>27.</sup> If Port B size is word, short word, or byte, EF is set LOW by the last word, short word, or byte Read from the FIFO, respectively.

28. t<sub>SKEW1</sub> (7 ns minimum) is the time between a rising CLKA edge and a rising CLKB edge for OR flag to transition HIGH. If the time between these two edges is less than t<sub>SKEW1</sub>, the transition of OR HIGH may occur one CLKB cycle later than shown. CLKA and CLKB above are assumed to run at 200MHz (5 ns cycle time), which results in OR flag being updated after the fourth CLKB edge. If the clock cycles are more than 7 ns, OR flag may get updated after the third clock edge, depending on when the clock edges occur. In general, OR flag update cycle = (t<sub>SKEW1</sub>) + (2 clock cycle) + (t<sub>REF</sub>).




# EF Flag Timing and First Data Read Fall Through when FIFO is Empty (Cypress Standard Mode)<sup>[27]</sup>



<sup>29.</sup> t<sub>SKEW1</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for EF to transition HIGH. If the time between these two edges is less than t<sub>SKEW1</sub>, the transition of EF HIGH may occur one CLKB cycle later than shown. CLKA and CLKB above are assumed to run at 200 MHz (5 ns cycle time), which results in EF flag being updated after the third CLKB edge. If the clock cycles are more than 7 ns, EF flag may get updated after the second clock edge, depending on when the clock edges occur. In general, EF flag update cycle = (t<sub>SKEW1</sub>) + (1 clock cycle) + (t<sub>REF</sub>).



# FF/IR Flag Timing and First Available Write when FIFO is Full (Cypress Standard and FWFT Mode)<sup>[30]</sup>




### Notes:

30. If Port B size is word, short word, or byte, t<sub>SKEW1</sub> is referenced to the rising CLKB edge that reads the last word, short word, or byte Write of the long-word,


If PORT B size is word, snort word, or byte, t<sub>SKEW1</sub> is referenced to the rising CLKB edge that reads the last word, snort word, or byte write of the long-word, respectively. t<sub>SKEW1</sub> is the minimum time between a rising CLKB edge and a rising CLKA edge for FF/IR to transition HIGH. If the time between the rising CLKB edge and rising CLKA edge is less than t<sub>SKEW1</sub>, the transition of FF/IR HIGH may occur one CLKA cycle later than shown. CLKA and CLKB above are assumed to run at 200 MHz (5 ns cycle time), which results in FF/IR flag being updated after the third CLKA edge. If the clock cycles are more than 7 ns, FF/IR flag may get updated after the second clock edge, depending on when the clock edges occur. In general, FF/IR flag update cycle = (t<sub>SKEW1</sub>) + (1 clock cycle) + (t<sub>WFF</sub>).



# Timing for $\overline{\text{AF}}$ when FIFO is Almost Full (Cypress Standard and FWFT Modes) $^{[32,\ 33,\ 34]}$




# Timing for $\overline{\text{AE}}$ when FIFO is Almost Empty (Cypress Standard and FWFT Modes) $^{[36,\ 37]}$



- Notes:
  32. FIFO Write (CSA = LOW) on Port A, FIFO Read (CSB = LOW) on Port B. Data in the FIFO output register has been read from the FIFO.
  33. D = Maximum FIFO Depth = 4K for the CY7C4804V25, 16K for the CY7C4806V25, and 64K for the CY7C4808V25.
  34. If Port B size is word, short word or byte, t<sub>SKEW2</sub> is referenced to the rising CLKB edge that writes the last word, short word or byte of the long word, respectively.
  35. t<sub>SKEW2</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for ĀF to transition HIGH in the next CLKA cycle. If the time between these two edges is less than t<sub>SKEW2</sub>. ĀF may transition HIGH one CLKB cycle later than shown. CLKA and CLKB above are assumed to run at 200 MHz (5 ns cycle time), which results in ĀF flag being updated after the third CLKA edge. If the clock cycles are more than 7 ns, ĀF flag may get updated after the second clock edge, depending on when the clock edges occur. In general, ĀF flag update cycle = (t<sub>SKEW2</sub>) + (1 clock cycle) + (t<sub>PAF</sub>).
  36. FIFO Write (CSA = LOW) on Port A, FIFO\_Read (CSB = LOW) on Port B. Data in the FIFO output register has been read from the FIFO.
  37. If Port B size is word, short word, or byte, ĀE is set LOW by the last word, short word, or byte Read from FIFO, respectively.
  38. t<sub>SKEW2</sub> is the minimum time between a rising CLKA edge and a rising CLKB edge for ĀE to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t<sub>SKEW2</sub>, ĀE may transition HIGH one CLKB cycle later than shown. CLKA and CLKB above are assumed to run at 200 MHz (5 ns cycle time), which results in ĀE flag being updated after the third CLKB edge. If the clock cycles are more than 7 ns, ĀE flag may get updated after the becook edges occur. In general, ĀE flag update cycle = (t<sub>SKEW2</sub>) + (1 clock cycle) + (t<sub>PAE</sub>).






- 39. Clocks are free-running in this case.
  40. RT must be LOW for at least eight clock edges (referenced to the slowest clock).
  41. there is and treatment are referenced to the slowest clock.
  42. Et goes back HIGH at the second CLKA edge after RT goes HIGH.
  43. AE goes back HIGH at the first CLKA edge after RT goes HIGH.
  44. AE goes back HIGH at the first CLKB edge after RT goes HIGH.
  45. there is and the first CLKA edge after RT goes HIGH.
  46. the image is a second clock in the first CLKA.
  46. the image is a second clock in the first CLKB.



## **Package Diagram**

### 288-ball Grid Array (1.0 pitch, 19 x 19 mm) BB288



All product and company names mentioned in this document are the trademarks of their respective holders.

# **PRELIMINARY**

CY7C4808V25 CY7C4806V25 CY7C4804V25

Document Title: CY7C4808V25, CY7C4806V25, CY7C4804V25 2.5V 4K/16K/64K x 80 Unidirectional Synchronous FIFO with Bus Matching Document Number: 38-06028

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109959	10/21/01	SZV	Change from Spec number: 38-00874 to 38-06028
*A	111337	02/07/01	JFU	Updated access time values     Updated I <sub>SB</sub> conditions     Updated idle mode conditions     Updated operating current values     Revised master and partial reset timing diagrams     Revised FIFO retransmit timing diagram
*B	122280	12/26/02	RBI	Power up requirements added to Maximum Ratings Information